Abstract-Aggressive technology scaling raises the need for efficient methods to characterize and model circuit variation at both the front and back end of line, where critical parameters such as threshold voltage and parasitic capacitance must be carefully modeled for accurate circuit performance. In this paper we address this need by contributing a test circuit methodology for the extraction of spatial, layout and size dependent variations at both device and interconnect levels. The test chip uses a scan chain approach combined with low-leakage and low-variation switches, and Kelvin sensing connections, providing access to detailed analog device characteristics in large arrays of test devices. Variation measurement using the designed test chip has proven successful for both device and interconnect test structures. The parameter extraction and variation analyses made possible by the variation test chip enable the identification of likely variation sources, quantification of circuit impact and sensitivity, and specification of layout practices for variation minimization.
T
HE study of process variations has greatly increased in importance due to aggressive technology scaling. Previous research has shown the substantial impact that process variations in front end of line structures have in reducing yield in integrated circuits [1] , [2] . Robust circuit design depends on a more complete characterization of these variations and their impact on circuit-level parameters, as the degradation in the precision of device and interconnect parameters has elevated variability to a first order limitation to continue technology scaling [3] .
Broadly speaking, three approaches can be identified for front end of line variation analysis. In the first family of structures, dedicated test structures or circuits focus on extraction of variation in a specific parameter of substantial importance, such as MOSFET threshold voltage [4] - [7] . These test circuits are often large arrays to gather the statistics necessary and identify variation dependencies. A second approach is to use ring oscillators as the test structure, and study ring oscillator (RO) frequency variation in structures that are made to be more or less sensitive to particular layout or device parameters [1] , [8] - [12] . These RO test structures may be used in large arrays, or may be small enough that they can be distributed as monitors in scribe lines or within product chips. Finally, the third test circuit family seeks to enable generalized measurement of device or interconnect response, using pad sharing or on-chip digitization approaches. Unlike the other approaches, these can gather enough analog characteristics to not only measure variation in a test chip (due to large repeatability), but also extract the set of parameters needed to generate models for the transistors [13] , [14] , [17] . The test structure we present in this paper falls into this third category, contributing a methodology capable of testing a large number of front-end-of-line (FEOL) and back-end-of-line (BEOL) structures, and modeling variations in threshold voltage and leakage currents, among other parameters [15] , [16] . This is achieved by designing and implementing test circuits that include a large number of high performance devices (devices under test or DUTs) controlled by low leakage switches and sensors to ensure a nominal bias condition at the DUT terminals. This architecture is partially based on the test structure proposed by Lefferts [17] , and differs from it by implementing more elements on chip and fully describing of the switches. Our methodology is able to gather transistor current versus voltage (I-V) curves for device parameter extraction, and to measure interconnect capacitances using a differential CBCM approach [18] - [21] , with sufficient replication to enable statistical characterization of device and interconnect parameters.
II. TEST CHIP ARCHITECTURE
The architecture for the test chip is similar to our previous RO-based test chip described in [1] and [2] , emphasizing hierarchy, regularity, and repetition in a scan chain approach. This approach helps to transfer the test chip design to other technologies using automated tools. The hierarchical approach of the test chip also allows the user to choose pieces of it depending on the area they have available or other limitations. It is composed of three main building blocks: the tile, row, and chip blocks.
The tile includes a device under test (DUT) that is connected to low leakage switches in both the gate and drain terminals, which are carefully designed to ensure the on and off states of the DUTs, as illustrated in Fig. 1 .
The low leakage switches turn the DUTs on and off in a precise manner, so that the input and output signals of the DUTs can be shared. The switches are built with thick oxide, high devices to minimize their variation and minimally perturb the DUTs. The switches for the FEOL test structures are expected to manage a large range of currents, from sub-threshold to saturation. This design is based in part on concepts by Lefferts [22] . The switches follow the schematic shown in Fig. 2 . When enabled, the gate of the DUT accesses the voltage through a transmission gate, and the source connects to ground, which also functions as an output bus. When not enabled, the gate connects to ground and the source connects to the reference voltage of the opamp, doubly ensuring that the DUT will be off by grounding the gate and short-circuiting the drain and source. The drain of the DUT is connected to the output of the opamp at all times. To minimize the voltage drop due to the "on" resistance in the switch that connects the source connection to ground we enlarge the gate width of this switch device. The tile also includes control circuitry (scan chain) to open and close the switches.
A row is a group of tiles, with an on-chip Kelvin sensing feedback system to guarantee the drain voltage that each DUT receives and avoid power losses due to the long power lines. For this we use an operational amplifier (op amp), as illustrated in Fig. 3 . The opamp used in the feedback network is a classic two stage differential-pair and common source amplifier, with an output buffer to provide the necessary current for the DUTs, as illustrated in Fig. 4 . Thick oxide transistors are used to minimize variation and glitches in the opamp, and also to provide high enough voltages in the output to drive the DUTs to 1.8 V. It has to be carefully designed to provide as much current as the DUTs will need, while staying stable and minimizing offsets. The opamp is sized in order to fulfill these conditions, as shown in Table I , having a maximum gain of 3.3 K, and phase margin of 56.6 .
The chip is the group of all rows, and there are four rows per chip in our implementation: two front end of line rows and two back end of line rows. Each FEOL row has 728 tiles, and each BEOL row has 336 tiles each, for a total of 2128 test structures per chip. The chip was fabricated using a 0. 18 CMOS logic technology, with 35 packaged chips in 40-pin ceramic DIPs, for a total of 74 480 tiles accessible by measurement of packaged chips. The fabricated chip is shown in Fig. 5 . The measurements of each die are 3 mm 2.33 mm.
In simulation the system can measure a current for a given voltage as low as 2 nA, because any lower measurement will be dominated by the leakage current of the other 727 "off" tiles. The output swing of the opamp limits the drain-source input voltage minimum to 100 mV. Despite these limitations we can acquire a large set of I-V data per device and perform extensive analysis on them.
III. TEST STRUCTURES DESCRIPTION
One of the advantages of the analog multiplexed characteristics test chip is that its architecture is generic enough to include a large array of test structures as devices-under-test in its tiles. The FEOL test structures include an array of different NMOS and PMOS transistors designed to provide information about the behavior of a device at different bias conditions, and to model variation due to different layout practices, as in our previous work [1] . The FEOL structures are divided into those with different sizes, different orientation, different spacing between polysilicon fingers and different number of polysilicon fingers, as shown in Fig. 6 .
The NMOS and PMOS transistors of different sizes provide information on how greatly variation affects a transistor given Transistors with different numbers of polysilicon fingers are laid out with the same total gate length, but with the gate distributed across a different number of polysilicon fingers. These enable study of both systematic mean shifts (e.g., due to short channel effects across multiple fingers) and changes in variance due to fingering. There are a total of 12 structures in this category, six PMOS and six NMOS. These Back end of line (BEOL) variation can also be studied with the analog multiplexed characteristics test chip. This architecture uses a differential charge based capacitive measurement (CBCM) method [18] - [21] , [23] to detect these variations. The CBCM test structure is illustrated in Fig. 7 . It is integrated with switches so it can also be used with the scan chain approach. The back end of line (BEOL) tiles are then connected in a "row" sub-block, like the FEOL tiles are, except that these have a larger number of input signals, and therefore pads, to control them because of the additional required gate voltages (four different gate voltages, as opposed to one in the FEOL tiles).
With the CBCM method, the capacitance between nodes and is charged and discharged through the pseudo-inverters connected to the gate input signals during step 1 and step 2, as shown in Fig. 7 . In step 3, nodes and are at the same potential, and one can measure the current and calculate the capacitance due to the CBCM structure alone (without the interconnect load capacitance). The measurements of step 1 can then be subtracted from the measurements of steps 1 and 2. The average source currents in these steps provide information to calculate , as described in [19] and [20] : (1) Simulation of the CBCM structure gives measurements of sub-fF precision for test capacitors (ideal capacitors connected to their terminals) of 10 to 100 fF, for frequencies of 500 kHz. Accuracy increases with increased speed, but we limit our measurements to 500 kHz for ease of measurement equipment selection.
There are three types of BEOL test structures: the plane, comb and grid, as shown on Fig. 8 .
The plane test structures measure the capacitance between two large metal planes, one on top of the other. A large plate of metal-x is placed over another one of metal x-1; the x-1 plate is made slightly larger in case they misalign during the mask process. The test chip includes four of these structures, with these combinations of metals: M1/M2, M2/M3, M3/M4, and M4/M5. All of the top planes have dimensions of 14.62 (wide) by 35 (tall). All of the bottom plates have dimensions of 16.62 (wide) by 37 (tall). Comb structures enable one to detect variation in the spacing between the wires, using a finger-like structure. The difference between capacitances in different metal layers provides insight into the impact of variation in each metal layer.
The grid test structures focus on crossover capacitances, or the capacitance between a wire of one metal level over a wire of another metal level. The difference compared to the plane test structures is that the metals here are fingers of minimum size and at minimum distance, making the fringing capacitance from layer to layer a bigger factor than in the plane to plane case. The capacitive loads are built as a horizontally fingered metal layer under a vertical metal layer of higher level, all at minimum width and spacing. Coupling capacitance within the layer is not an issue, because the adjacent fingers of the same metal layer are at the same potential. The fingers have the same dimensions as those in the comb test structures. There are four of these grid test structures: M1/M2, M2/M3, M3/M4, and M4/M5.
IV. RESULTS AND ANALYSIS FOR LAYOUT-DEPENDENT TEST STRUCTURES
This section analyzes the front end of line (FEOL) test structures based on electrical test data, focusing on structure functionality and variation due to layout practices.
All FEOL and BEOL test structure designs were tested successfully. Testing was performed using the 35 packaged chips with signals controlled through Labview and an NI PCI-6259 data acquisition card, and current measurements using a Keithley 2400 SourceMeter.
Each FEOL test row (720 tiles) takes approximately 30 minutes to measure for a single bias point, mainly due to measurement hardware and software setup/measuring times. Each tile only needs to be on for to gather a dc measurement; however, we leave the tile on for 100 ms, being cautious to make sure that all voltages and currents are settled in both the test chip and measurement equipment. BEOL testing takes longer because the CBCM current must be averaged through extended periods of time for accuracy. With our setup each BEOL row (336 tiles) takes approximately 1.5 h to measure. Measurement errors are only 0.04% for reproducibility and 0.02% for repeatability, for a single test chip tested multiple times, giving confidence that most of the variation in the measured data is minimally affected by the measurement itself. The mean of the measured leakage current of all the "off" tiles in a given FEOL line is 2.1 nA, which matches the simulated results and should not affect the saturation measurements. Subthreshold measurements at very low voltages of currents near or below 2 nA will be affected by this current, and are therefore not used in our analysis.
Some dependencies studied in [1] were again studied here to examine layout variation effects at the transistor level. All results shown in this section are for saturation bias conditions, i.e., ( equivalent) of 1.8 V, and of 1.8 V for NMOS and 0 V for PMOS.
A. Orientation
Test structures with different orientation (vertical versus horizontal) show a small but consistent offset due to orientation, as seen in Fig. 9 . In these plots, the mean across all 16 replicates of the device, and across all chips (35 chips for the NMOS and 31 chips for the PMOS) is shown; the thin line indicates the one standard deviation of the individual source currents across all devices (560 for NMOS and 496 for PMOS) of this size around that grand mean. The inner error bar (near the mean) indicates the 95% confidence interval for the estimate of the mean.
Interestingly, NMOS and PMOS transistors have the opposite dependency: NMOS have higher currents when laid out horizontally in this particular test chip, and PMOS are higher when laid out vertically, as seen in Fig. 9 . The difference in means between the test structures are proven statistically significant with the two-way ANOVA and -tests [15] . With these tests we find that the means are different with greater than 95% confidence.
The offset in currents between the vertical and horizontal structures is seen both in the averages across all chips and for each individual test chip, as illustrated in Fig. 10 . Further analysis [15] shows that the consistent offset is also seen in most structures placed right next to each other, and it hints at a systematic variation during the fabrication process. Furthermore, the fact that the offset is consistent but in opposite directions with NMOS and PMOS suggests that the variation may be related to the stress in the substrate. It has been reported [24] , [25] that the electron and hole mobilities depend on the current flow direction relative to crystal orientation because of anisotropy of the effective carrier mass with strain. PMOS and NMOS transistors are affected in opposite ways by strain, as NMOS mobility increases with biaxial tensile strain and PMOS mobility increases with uniaxial compressive strain. The process we used is not purposely strained, but there may be some residual strain from the making of the devices, from processes such as shallow trench isolation (STI). Other possible sources of variation that may also affect the transistor's behavior due to orientation are mask bias and ion implantation directionality.
The variation for the orientation test structures was split almost evenly between within chip and chip to chip, with vertical structures having a slightly larger chip to chip component.
B. Polysilicon Spacing
Structures with the same number of polysilicon fingers but with different spacing between the fingers show a mean shift, but do not show much change in variation for either NMOS or PMOS devices, as seen in Fig. 11 . In these plots, the mean across all 16 replicates of the devices, and across all chips (35 chips for the NMOS and 31 chips for the PMOS) is shown; the thin line is the one standard deviation across all devices (560 for NMOS and 496 for PMOS) of this size around the grand mean.
A trend is observed in Fig. 11 : larger spacing or separation between poly fingers leads to lower currents, in both NMOS and PMOS test structures. The trend suggests that the channel length is somewhat reduced (leading to increased saturation currents) as we pack the transistor fingers more closely together, consistent with a lithographic or etch proximity effect that shortens or narrows these features as they approach each other.
An additional theory is that the "stack effect" may be at work, in which voltage drop due to the diffusion layer resistance between the fingers has an adverse effect on the transistor behavior. However, simulation results [15] show that this resistance would not cause a change larger than 0.5% between the output currents. The change is 1.6%-2.5% in the measured data, which is larger than we expect to see with the stack effect only.
The variation for the polysilicon spacing structures is slightly more heavily due to chip to chip variation. The fact that the split is close to even suggests that both wafer-level process variation, perhaps due to film thickness or related variation, and die-level effects due to lithographic or etch proximity effect, are important.
C. Number of Polysilicon Fingers
NMOS structures with same drawn gate length but with the gate split among a different number of polysilicon fingers show a strong dependency on variation due to the number of fingers, as seen in Fig. 12 . The top plots in Fig. 12 show the analysis for NMOS structures with equivalent gate length of 0.54 . These gate lengths are divided into one-0.54 finger, two-0.27 fingers and three-0.18 fingers. The bottom plots show the variation for a structure with equivalent gate length of 0.72 . These gate lengths are divided into one-0.72 finger, two-0.36 fingers and four-0.18 fingers, as explained in more detail in Section III.
The bar plots show how variation increases steadily as the numbers of fingers increase. Fig. 13 shows the same analysis for the PMOS transistors, with analysis of all 16 replicates of each test structure type and across 31 chips, for a total of 496 samples. However, even though variation is larger for the PMOS transistors, their variation deltas are much smaller. Using an F-test [15] we see that the observed expansion in variance is indeed significant at the 95% confidence level for both NMOS and PMOS.
A possible explanation for why the transistors show larger variation with a larger number of fingers is that the effective gate length variation might correspond to independent geometric poly linewidth variation along each patterned gate edge. Thus, a three finger device would have a three fold increase in opportunities for variation and observed variance compared to a single finger device.
However, the factor that seems to dominate the variation in our test structures with different number of fingers is the size of the poly fingers. The normalized variation of the NMOS test structures with the smallest sized fingers (0.18 long) show almost identical variation for the three-finger (2.18%) and four-finger (2.16%) structures, as shown in Fig. 12 . This means that even though the four-finger test structure is submitted to ad- ditional when compared to the three-finger test structure, it did not show more variation; rather, it shows much larger variation than its counterpart test structures with larger fingers, regardless of the equivalent gate length. This highlights the need of studying variation due to transistor sizing, which we focus on in Section V.
The variation for all the number of polysilicon fingers test structures is split almost evenly between chip to chip and within chip components [15] .
V. RESULTS AND ANALYSIS OF TEST STRUCTURES WITH TRANSISTORS OF DIFFERENT SIZES
A key feature of our test chip is its ability to measure a large range of currents across a range of structure types, and with All of the transistors of different sizes are subjected to both reference voltage (theoretically equivalent to , via a feedback network) and gate voltage sweeps. An example of a measured device is shown in Fig. 14 , where we see that the measurements closely resemble transistor I-V curves down to small values of , when our system reaches its limits as discussed in Section II. In Fig. 14 we show a drain voltage sweep at different gate bias points for an NMOS transistor of dimensions of 0.50 /0.18 channel width and length. As discussed in Section II, our design does not gather data under 2 nA because of the leakage of the "off" tiles in the row, nor below 100 mV of . Fig. 15 illustrates how closely our measured data matches with that of simulation at large drain voltages. In this plot, is set at 1.8 V. This graph matches closely with simulated data until the output currents approach the leakage currents of the off tiles (2 nA). Most of our variation studies reported here use this type of sweep.
A. Transistors of Different Sizes at Saturation
The NMOS DUTs at bias voltages of show a larger variation in devices with smaller gate length and gate width features, as seen in Fig. 16 . The bar graph shows the normalized variation value of the transistor currents, i.e., the standard deviation of the DUT set divided by the mean for each type of transistor. These measurements are taken for the eight replicates of the DUT type in each chip, for all 35 packaged chips, hence the total DUT count in each case is . For each channel length of 0.18, 0.36 and 0.54 , statistics for devices with widths from 0.5 to 3 in 0.25 increments are shown (corresponding to the partial annotations in the figure) .
In Fig. 16 , there is a clear dependency of variation on the size of transistors. The larger relative variation is seen not only for smaller gate lengths, but also for smaller gate widths. A similar, although noisier pattern, is also found for PMOS transistors, as shown also in Fig. 16 .
The measurements for the PMOS devices are taken for the eight replicates in 31 chips, hence . The entire set of 35 chips is not available for this study, as some chips were either damaged in the testing process or were rejected as outliers.
The variation seen in both NMOS and PMOS transistors follow Pelgrom's model [26] for dependence in total channel area, as seen in Fig. 17 . The fit of the NMOS transistors is closer to the ideal slope of 1 than the PMOS. The PMOS measurements are very linear with respect to channel area, but their extrapolation to infinite area (zero on the axis) does not converge to zero variation, hinting to a non-area-dependant offset. With the coordinate set to zero (or infinite area), the linear fit for the NMOS devices has , and for the PMOS devices. Fig. 18 plots the overall variation in output current across all device replicates in a single chip, for transistors designed at a given gate length. The bias conditions are 1.8 V for and a voltage sweep of values. The figure clearly illustrates how variation in subthreshold is substantially greater in devices with smaller gate lengths. Fig. 18 shows the normalized variation in output current at different gate voltages for NMOS transistors of different sizes, calculated as the square root of the aggregate variance per gate length divided by the aggregated mean per gate length. The plot covers different gate voltages (from 0 V to 1.8 V) at 0.01 V intervals, with drain voltages set at 1.8 V.
B. Transistors of Different Sizes With Voltage Sweeps
In Fig. 18 , we ignore the data under 0.3 V because these are very low currents, on the order of a few nA and below. Because the system's leakage currents are approximately 2 nA, we are unable to measure currents lower than this, and hence our variation analysis hits its limit. The peak of the variation was likely higher than that seen in Fig. 18 , because the peak likely occurs at gate voltages under 0.3 V. Regardless of the limitation of the measurement, Fig. 18 clearly shows that smaller length devices have much larger relative variation than larger devices. It also shows much larger relative variation in subthreshold, likely due to current exponential dependence on , as suggested in [27] , [28] . The derivative of the sub-threshold current with respect to is (2) In this equation it is evident that as gate voltages decrease, the current can be more affected due to variations in , which agrees with our findings in the subthreshold region. This shows the high impact of variation, which we study in the next subsection.
C. Threshold Voltage Variation Analysis
Threshold voltage variation is of increasing concern in advanced technologies [29] , as its continual scaling requirements pose several technology and circuit design challenges. For this analysis, threshold voltages are obtained using the linear extrapolation method in the saturation region [21] with the alpha power-law MOS model [30] , [31] .
1) NMOS Threshold Voltage: All the NMOS devices of different sizes have their threshold voltage calculated with the linear extrapolation method, as mentioned above. For this study, the parameter is set to 1.32 for 0.18 gate lengths, 1.62 for 0.36 gate lengths and 1.69 for 0.54 gate lengths, by fitting them to the measured data. voltages are calculated to be 0.53 V for the smallest NMOS devices and 0.49 V for the largest, which agrees with values for this technology (0.18 CMOS Logic), according to the manufacturer's test data for a logic process (typical library). Fig. 19 plots the calculated threshold voltage. In this plot, the mean across all 16 replicates of the NMOS devices of different sizes, and across 30 chips is shown. The error bar is the one standard deviation across all 480 devices per size around the aggregated mean.
Threshold voltages follow a pattern of decreasing for larger gate widths for a given gate length, in agreement with simulations and with the reverse short channel effect (RSCE) or reverse narrow channel effects [28] . A three-way ANOVA analysis [15] shows that the difference in between devices of different gate widths and gate lengths are statistically significant at 95% confidence or higher. Our measurements also show that variation is larger in smaller devices for both gate length and width. Fig. 20 shows the linear correlation of relative variation to the square root of the area, following Pelgrom's model [26] , [32] .
2) PMOS Threshold Voltage: The PMOS test structures of different sizes also have their threshold voltage calculated with the linear extrapolation method. For this study the parameter is set to 2 for all gate lengths, based on a fit to our measured data. The absolute values of threshold voltages are calculated to be 0.57 V for the smallest NMOS devices and 0.54 V for the largest, which is slightly larger than the expected values for this technology (0.53 V for a typical library in 0.18 CMOS logic), but still within the 10% range of the provided manufacturer's corners. The threshold voltages results are plotted in Fig. 19 . In this plot, the mean across all 16 replicates of the PMOS devices of different sizes, and across 26 chips is shown. The error bar is the one standard deviation across all 416 devices per size around that grand mean.
Threshold voltages follow a pattern that agrees with transistor simulations. A three-way ANOVA analysis [15] again shows that the difference in between PMOS devices of different gate widths and gate lengths are statistically significant. Our measurements also show that variation is larger in smaller devices in both gate length and width, but the trend is not as consistent as with the NMOS devices. The Pelgrom [26] , [32] relation fit, shown in Fig. 20 , is also not as good as with the NMOS. The relationship between variation and square root of area is in fact quite linear , but with an offset of 0.005 in the axis, due to measured variation that is independent of size. The for the fit when the intercept is set to zero is only 0.66. An offset, although smaller, is also seen in the PMOS saturation study.
The variance seems to split almost evenly between interand intra-die variation for threshold voltage, with a slightly higher intra-die component for the current variation.
VI. RESULTS AND ANALYSIS OF INTERCONNECT TEST STRUCTURES
The goal in the testing and analysis of the interconnect or back end of line (BEOL) structures is to be able to systematically and efficiently extract capacitance values using a scan chain, and to understand changes in capacitance due to process induced variation in the interconnect structures used for the capacitive load. This analysis is important for modern circuit design, in which the interconnect variations are no longer negligible; although interconnect variations tend to have a smaller impact than the device variations on circuit performance, the relative impact of interconnect variation in future technologies is expected to increase [17] .
Interconnect capacitances are measured using a modified differential CBCM method integrated with switches so it can also be used with the scan chain approach, as explained in more detail in Section III. However, reviewing our testing results we find that the blank capacitance test structures in the scan chain, or structures that have no capacitance connected to the CBCM structure, measure a nonzero capacitance value.
Step 3 should subtract whatever capacitance is present at these blank test structures, and its measured capacitance value should be zero. This offset may to be due to the limitations of our testing setup, where the particular board used to connect the signals apparently induces a measurement offset. To correct this offset we subtract the value of the blank test structure to the other capacitance values calculated in each chip. We therefore determine the interconnect capacitances as:
The constant is the average capacitance calculated at the blank test structures in each chip, which accounts for the additional fixed error in capacitance extraction that may be included in the measurement. This fitting leads to capacitance values close to what were expected by the layout extraction tools; future work should investigate sources for the offset and methods for reducing or eliminating this component.
Trends show, as expected, that the "comb" structure capacitances, which focus on within metal layer coupling capacitance, are much higher than those of the layer to layer plane or grid structures, and that the metal 1 coupling capacitance is higher than in other metal layers because the wires are closer together. The "plane" and "grid" capacitances have similar values as they both concentrate on layer to layer capacitance, but the "plane" structures have higher means due to complete metal filling as opposed to a metal grid fill. These values are shown in Fig. 21 , where the "blank" structure capacitance has been subtracted from all structures.
All measurements are tested using a two-way ANOVA, and all of the different means reported are statistically different (at 95% confidence or greater). However, the mean differences within structure types or from layer to layer are generally quite small. All test structures except for the "grid" measured values that are close to those expected from the automated simulation-based extraction tool using our design (0.18 CMOS Logic), as shown in Table II .
To investigate the automated simulation-based extraction tool process to estimate the parasitic capacitance of the grid test structure, we simulate two different capacitive loads shown in Fig. 22 . The capacitive load labeled (a) features a crossover capacitance with fingers that are 30 times further apart than the fingers in the capacitive load labeled (b). These are minimum width wires, and therefore have a strong fringing component. The metal lines are metal 2 (yellow) and metal 1 (blue). The metal 1 line is labeled as node , while the metal line 2 is labeled as node .
The extractor calculates the of structure "a" and of structure "b" to be identical (64.6 aF). It also calculates half of this value for a single crossover (32.3 aF) . This is incorrect according to Wong et al. [33] , because the fringing component of the overlap capacitance is reduced when lines are closer together, as the flux from M1 and M2 is reduced with less spacing. Using Wong's [33] closed loop equations for the crossover capacitance between nets and (not to substrate), we can estimate [15] the total capacitance expected for our crossover structure for metals 1 and 2 to be 22.5 fF, which is much closer to our measurement than the 66.88 fF extracted by the automated simulation-based extraction tool.
Based on these results, it appears that the particular version of the simulation-based extraction tool we used suffers from an extractor error in this (admittedly) unusual tightly packed wire geometry. This study illustrates the value of having accurate capacitance measurements on chip, in part to enable detection of miscalculations by automated extractors, particularly if the capacitance geometry or structure is not a commonly generated one.
VII. SPATIAL ANALYSIS
Our test chip allows us to study spatial trends across a wafer and across the FEOL rows of our test chip. The chip-to-chip spatial variation for aggregated NMOS structures shows a trend of increasing current diagonally, from the center of the wafer (which is the bottom edge of our sample) to the top right corner of the wafer, as seen in Fig. 23 . The spatial analysis of for NMOS transistors of minimum gate length also shows a similar trend, as seen in Fig. 24 , confirming that on this particular wafer the slowest transistors tend to be towards the center. Within-chip analysis shows a subtle trend of extreme currents towards the edges of rows, as seen in Fig. 25 , but the lack of a strong trend helps to verify that the feedback network to prevent power losses works well. 
VIII. CONCLUSION
In this paper we have discussed the design, implementation, testing and analysis of a test chip that can extract analog measurements without directly probing each and every test structure, while multiplexing both the input and output signals of a large array of devices under test. The test chip enables tracking of trends and variations in transistor and interconnect structures, with results in particular that show dependencies related to common layout practices and process variation. It also provides a methodology that emphasizes hierarchy so the architecture can be easily transported from one technology to another.
The testing of the designed test chip has proven successful for both device and interconnect test structures. Different layout practices in both NMOS and PMOS transistors are seen to result in significant differences in mean and standard deviation of measured output current, with 95% confidence or greater. The FEOL structure analysis shows strong dependencies between layout practices: orientation offers a consistent but opposite offset in NMOS and PMOS transistors and variation increases for gate lengths split among fingers. Variation due to sizing follows Pelgrom's model, showing that variation increases for smaller gate lengths and widths, in both NMOS and PMOS transistors. Threshold voltage extraction and variation analysis also demonstrate how variation increases for smaller features. BEOL capacitances were extracted and the results illustrate the value of on-chip test structures to measure capacitances. Spatial analysis reveals a large die-to-die trend in device performance. The parameter extraction and variation analyses made possible by the variation test chip enable the identification of likely variation sources, quantification of circuit impact and sensitivity, and specification of layout practices for variation minimization.
The successful testing and implementation of the test chip opens doors to use it for different analyses in future work [15] , including the implementation of on-chip current measurements, and the study of subthreshold variation.
